This paper describes an algorithm for Successive Approximation Register (SAR) ADCs with overlapping steps that allow comparison decision errors (due to, such as DAC incomplete settling) to be digitally corrected. We generalize this non-binary search algorithm, and clarify which decision errors it can digitally correct. This algorithm requires more SAR ADC conversion steps than a binary search algorithm, but we show that the sampling speed of an SAR ADC using this algorithm can be faster than that of a conventional binary-search SAR ADC -because the latter must wait for the settling time of the DAC inside the SAR ADC.
Introduction
SAR ADCs embedded in micro-controller chips are widely used in automotive electronics applications [1] , and high reliability, high speed and high accuracy, low power and low cost are required in such applications.
In this paper we investigate a generalized non-binary algorithm that uses one comparator and requires M steps for N-bit resolution where M > N -in other words, it uses overlapping steps. Non-binary algorithms with a radix of 2 N/M have been used in SAR ADCs [2] , [3] , but here we describe a generalized non-binary algorithm without such radix restrictions. We describe the design methods and possible error correction range, and also show that SAR ADCs using this algorithm can be faster than those using binary search or prior non-binary search algorithms that have to allow for settling time of the DAC inside the ADC.
alizes N-bit resolution SAR ADC with N steps, and we assume that the analog input range is normalized from 0 to 2 N − 1. The comparator compares the analog input (V in ) and the reference voltage (DAC output), and its output d(k) at k-th step is defined by
We also introduce a variable s(k) defined by
The reference voltage in the first step (V ref (1) ) is given by
If the output of the comparator in (k-1)-th step (d(k − 1)) is "1," the reference voltage in k-th step (V ref (k) ) is given by
If the output of the comparator in (k-1)-th step
Then, the ADC output D out is given by
We see that if comparator decision errors occur, D out cannot be corrected because there is no redundancy.
Prior Non-binary Algorithm
This section explains a prior non-binary search algorithm which realizes SAR ADC N-bit resolution with M steps (N ≤ M) using the radix 2 N/M . In this algorithm, the reference voltages (which are different from those with the binary search algorithm) are given by
Here γ = 2 N/M . The SAR ADC digital output is given by
This non-binary algorithm is restricted to the radix γ = 2 N/M .
Generalized Non-binary Algorithm
In this section, we propose a generalized non-binary algorithm which realizes N-bit resolution SAR ADC in M steps (N ≤ M) but it is not restricted to the radix of 2 N/M . We give the reference voltage in k-th step(V ref (k)) as follows:
Here k = 1, 2, . . . , M, and p(k) is the value for addition to (or subtraction from) the reference voltage in the previous step. Then we have the following ADC digital output:
We have derived that p(i) must satisfy the following:
Note that
, it is equivalent to the binary search algorithm.
, it is the conventional non-binary search algorithm with radix γ.
Here "over-range (r)" is explained by the following example: the output range of an ordinary 5-bit resolution SAR ADC is from 0 to 31, but that of one with the generalized Fig. 3 Redundant search algorithm of a 5-bit 6-step SAR ADC (case 1). non-binary algorithm of Fig. 3 is from −3 to 34. Here we call the range from −3 to −1 and also the range from 32 to 34 "over-range (±3LSB)," and r = 3LS B.
Example 1: Fig. 2 shows the reference voltages of a 5-bit resolution 5-step SAR ADC with the binary search algorithm, where
Example 2: Fig. 3 shows the reference voltages of a 5-bit resolution 6-step SAR ADC using the proposed generalized non-binary algorithm with over-range r = 3,
Example 3: Fig. 4 shows another case of reference voltages of a 5-bit resolution 6-step SAR ADC with the proposed algorithm, where over-range r = 0, Figure 5 shows operation of this SAR ADC when analog input is 23.5 and the output of the comparator is wrong in the second step, but correct ADC digital output is obtained.
Non-binary Search Algorithm and Digital Error Correction
For the non-binary search algorithm using Eq. (2), we see that there are 2 M comparison patterns (possible comparator output combination of all M steps) and 2 N output patterns (output codes in binary format), and since M is bigger than N, 2 M is bigger than 2 N . In other words, for a given output level D out , there can be multiple comparison patterns, which means that there is some redundancy. Thus even if the comparator decision in a given step is wrong, correct ADC output may be obtained at the following step.
Analysis of Redundancy in Generalized Non-binary Search Algorithm
We define "the redundancy in k-th step (q(k))"as follows:
q(k) in Eq. (5) indicates the overlap between output ranges of one comparison pattern and the next pattern for the k-th step. Comparator decision error within this range can be corrected. Proposition 1: Even if the comparator result is wrong in the k-th step, if
is satisfied, we obtain correct ADC output. Figure 5 shows one example, where the analog input (V in ) is 23.5. The input is compared with V ref (1) = 16 in the first step, and the comparator decision is correct. In the second step the input is compared with V ref (2) = 23, but the comparator output is wrong. However we obtain the correct ADC output because
In the case of an N-bit M-step SAR ADC with the generalized non-binary algorithm, we have derived the design method of error correction range or redundancy q(k) (k = 1, 2, . . . , M), and the calculation method of p(k) (k = 1, 2 . . . , M) as follows:
Proposition 2:
Proof: See Appendix. Example 1: Fig. 2 shows the case for
Example 2: Fig. 3 shows the case for over-range r
The following are satisfied, which agrees with Eq. (A· 5):
As Eq. (6) is satisfied, (2)+8q (3)+16q (4)+32q (5)+2r.
Example 3: Fig. 4 shows the case for over-range
Remarks: (i) If an N-bit M-step SAR ADC with the proposed algorithm is designed to satisfy Eq. (6) for redundancy of each step q(k) and over-range r, p(k) that realize these values can be calculated from Eq. (A· 2).
(ii)
is the total number of error correction patterns, because in Eq. (6),
is equal to (the total number of comparison patterns) -(the total number of output levels). Since the total number of patterns when all comparator decisions are correct is equal to the total number of output patterns,
is the total number of error correction patterns.
( (6) can be explained as follows: 2 i−1 is the total number of comparison patterns from the first step to i-th step, and 2 is the number of correction cases: one case is that "1" is in error, and another case is that "0" is in error. Therefore, the sum of length of all arrows of q(i) in Fig. 3 is equal to
The circuit complexity for the generalized nonbinary algorithm implementation is almost the same as that for the conventional non-binary one [2] , [3] (we just need to change the data of coefficient RAM [10] , [11] ).
DAC Incomplete Settling
We consider the incomplete settling effects of the DAC for generating the reference voltage inside the SAR ADC. We assume that the DAC is a first-order system with a time constant of τ, and the actual reference voltage (DAC output) V act ref (k) at k-th step is given by
Here T step is the time slot for each step, and also we assume 
If time slot "T step " is long enough, the error becomes small. Note also that the error is smaller in later steps because the change in the reference voltage between steps is smaller. Note that the SAR ADC with the binary algorithm has to wait for the DAC to settle within 1/2 LSB in each step (Fig. 6) . The non-binary search algorithm can correct for error due to incomplete DAC settling at the previous step, and we do not have to wait for the DAC to settle within 1/2 LSB (Figs. 7 and 8 ). Also we can optimize the design of the proposed non-binary algorithm.
We here assume that the DAC is a segmented currentmode DAC (which consists of current sources, current switches and decoder logic circuit) [6] or a segmented capacitor-array DAC [2] , [3] . Since we assume the segmented structure DAC, its time constant is always the same at each step. (Also note that if we use pipeline and/or parallel processing logic for decoder part, the decoding time would be relatively small [2] .) We are designing the SAR ADC with the proposed algorithm using a capacitor-array DAC and our SPICE simulation shows that its DAC output can be approximated with the first-order model. Prior non-binary Generalized non-binary 90  512  20  2  323  51  246  40  3  181  28  113  23  4  102  16  65  14  5  57  9  37  9  6  32  5  21  4  7  18  3  13  3  8  10  1  7  2  9  6  1  4  2  10  3  0  2  0  11  2  0  2  0  12 1 0 1 0
Discussion
(1) We have simulated and compared the speed (conversion time) the SAR ADCs with the following conditions:
• 10-bit, 12-bit, 14-bit and 16 bit resolution cases.
• Redundant number of steps is 2 or 5 (M = N + 2 or M = N + 5, N = 10, 12, 14, 16).
• SAR ADC has correct ADC output.
• Time slot of each step is the same. Tables 1-8 show the results of a simulated conversion-time comparison of SAR ADCs using the binary algorithm, the prior non-binary algorithm and the generalized non-binary algorithm, as well as the design parameter values; their values would be useful for actually designing an SAR ADC with the proposed algorithm. We see that the SAR ADC with the generalized non-binary algorithm is the fastest.
(2) We have discussed theoretically the generalized non-binary SAR ADC algorithms with two or three com- Prior non-binary Generalized non-binary Prior non-binary Generalized non-binary 1  2048  290  2048  26  2  1248  160  1011  125  3  689  89  456  75  4  380  49  253  40  5  210  27  144  24  6  116  15  80  14  7  64  9  45  7  8  35  4  26  5  9  20  2  14  3  10  11  1  8  3  11  6  1  4  1  12  3  0  3  0  13  2  0  2  0  14  1  0  1  0 parators in [12] , [13] , and we also investigate the implementation of the three comparators case in [4] - [6] . (Here two-comparator case corresponds to 1.5-bit/stage and threecomparator case corresponds to 2-bit /stage.) We have found the following: if we use multiple comparators, the number of conversion steps can be smaller (hence the conversion rate is faster). However we need multiple DACs to generate reference voltages for multiple comparators if we implement directly (i.e., more hardware and power are required). Also the offset mismatch among multiple comparators is a problem for a high resolution SAR ADC (which is different from a pipelined ADC case). Prior non-binary Generalized non-binary step k p(k) q(k) p(k) q (k)  1  8192  970  8192  36  2  4871  529  4078  460  3  2656  289  1827  255  4  1448  157  1016  143  5  790  85  564  79  6  431  46  314  45  7  235  25  174  25  8  128  13  97  14  9  70  7  54  8  10  38  3  30  4  11  21  2  17  3  12  11  1  9  2  13  6  1  5  1  14  3  0  3  0  15  2  0  2  0  16 1 0 1 0 (3) Our SAR ADC implementation with the proposed algorithm is shown in Fig. 9 ; it consists of a timing generator, a comparator, a capacitor-array DAC and SAR logic with coefficient RAM and adder/subtracter. The coefficient RAM stores the non-binary steps to choose the next reference level. When the comparator output is "1," the RAM data is read and added to the current reference level with the adder, while it is "0," the data is subtracted with the subtracter. The result is given to the DAC as its digital Prior non-binary Generalized non-binary 1  32768  3326  32768  36  2  19112  1796  16366  1644  3  10321  969  7379  905  4  5574  523  4059  498  5  3010  283  2233  275  6  1625  152  1228  153  7  878  82  675  84  8  474  44  372  46  9  256  24  205  25  10  138  12  113  14  11  75  7  62  8  12  40  3  34  4  13  22  1  19  3  14  12  1  10  1  15  6  1  6  1  16  3  0  3  0  17  2  0  2  0  18  1  0  1  0 input. This is based on the architecture of [2] , [3] and the only RAM contents are changed. Our chip is fabricated and tested, and its details may be reported elsewhere. 
Conclusions
We have proposed and analyzed a generalized non-binary algorithm for a high reliability, high speed SAR ADC. We have developed the design method, and also shown that SAR ADCs with the proposed algorithm are faster than those with binary search or prior non-binary algorithms when we take DAC settling time into account.
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